TED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Hitoshi ASADA et al.

Serial No.: 09/753,616

Group Art Unit: 2

Filed: January 4, 2001

Examiner:

GEBREMARIAM, S.

For:

CMOS IMAGE SENSOR AND MANUFACTURING METHOD OF THE SAME

RESPONSE TO THE RESTRICTION REQUIREMENT DATED JANUARY 28, 2002

Commissioner for Patents Washington, D.C. 20231

Date: February 19, 2002

Sir:

This paper is submitted in response to the Official Action dated January 28, 2002.

In the Action, restriction is required between Group (I), Claims 1-6, drawn to semiconductor integrated circuit device; and Group (II), Claims 7-13, drawn to a method of forming integrated circuit device.

Applicants hereby elect the subject matter of Group (I), Claims 1-6 for prosecution in this application. This election is made without traverse, it being understood that the applicants' rights to the filing of a divisional application directed to the non-elected subject matter under 35 USC 120 and 35 USC 121 are retained.

In the event that this paper is not timely filed, applicants hereby petition for an appropriate extension of time. The fee for any such extension may be charged to our Deposit Account No. 01-2340.

In the event any additional fees are required in connection with this response, please charge our Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN-& HATTORI, LLP

William G. Kratz, Jr.
Attorney for Applicants
Reg. No. 22,631

Atty. Docket No. 001694 1725 K Street, N.W., Suite 1000 Washington, DC 20006

Tel: (202) 659-2930 Fax: (202) 887-0357

WGK/nrp